











CD54HC4051, CD74HC4051 CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052 CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

SCHS122K - NOVEMBER 1997-REVISED SEPTEMBER 2015

CDx4HC405x, CDx4HCT405x High-Speed CMOS Logic Analog **Multiplexers and Demultiplexers**

Features

- Wide Analog Input Voltage Range: ±5-V Maximum
- Low ON-Resistance
 - 7-Ω Typical (V_{CC} V_{EE} = 4.5 V)
 - 40-Ω Typical $(V_{CC} V_{FF} = 9 \text{ V})$
- Low Crosstalk Between Switches
- Fast Switching and Propagation Speeds
- Break-Before-Make Switching
- Wide Operating Temperature Range: -55°C to +125°C
- CD54HC and CD74HC Types
 - Operation Control Voltage: 2 V to 6 V
 - Switch Voltage: 0 V to 10 V
- CD54HCT and CD74HCT Types
 - Operation Control Voltage: 4.5 V to 5.5 V
 - Switch Voltage: 0 V to 10 V
 - Direct LSTTL Input Logic Compatibility $V_{IL} = 0.8-V \text{ Max}, V_{IH} = 2-V \text{ Min}$
 - CMOS Input Compatibility $I_1 \le 1 \mu A$ at V_{OL} , V_{OH}
- On Products Compliant to MIL-PRF-38535. All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Digital Radio
- Signal Gating
- **Factory Automation**
- **Televisions**
- **Appliances**
- Programmable Logic Circuits
- Sensors

3 Description

The CDx4HC405x and CDx4HCT405x devices are digitally controlled analog switches that use silicon gate CMOS technology to achieve operating speeds similar to LSTTL with the low-power consumption of standard CMOS integrated circuits.


These analog multiplexers and demultiplexers control analog voltages that may vary across the voltage supply range (for example, V_{CC} to V_{EE}). They are bidirectional switches that allow any analog input to be used as an output and vice versa. The switches have low ON resistance and low OFF leakages. In addition, all these devices have an enable control that, when high, disables all switches to their OFF state.


Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|---------------|------------|--------------------|
| CD54HCx405xF | CDIP (16) | 19.56 mm × 6.92 mm |
| CD74HCx405xE | PDIP (16) | 19.30 mm × 6.35 mm |
| CD74HCx405xM | SOIC (16) | 9.90 mm × 3.91 mm |
| CD74HCx405xNS | SOP (16) | 10.30 mm × 5.30 mm |
| CD74HCx405xPW | TSSOP (16) | 5.00 mm × 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Diagram of HC4051 and HCT4051







www.ti.com

Table of Contents

| 1 | Features 1 | | 8.2 Functional Block Diagrams | 20 |
|---|---|----|--|------------------|
| 2 | Applications 1 | | 8.3 Feature Description | <mark>2</mark> 2 |
| 3 | Description 1 | | 8.4 Device Functional Modes | <mark>22</mark> |
| 4 | Revision History2 | 9 | Application and Implementation | 23 |
| 5 | Pin Configuration and Functions | | 9.1 Application Information | 23 |
| 6 | Specifications | | 9.2 Typical Application | 23 |
| ٠ | 6.1 Absolute Maximum Ratings 6 | 10 | Power Supply Recommendations | 24 |
| | 6.2 ESD Ratings | 11 | Layout | 25 |
| | 6.3 Recommended Operating Conditions | | 11.1 Layout Guidelines | 25 |
| | 6.4 Thermal Information | | 11.2 Layout Example | 25 |
| | 6.5 Electrical Characteristics: HC Devices | 12 | Device and Documentation Support | 26 |
| | 6.6 Electrical Characteristics: HCT Devices | | 12.1 Documentation Support | 26 |
| | 6.7 Switching Characteristics, V _{CC} = 5 V | | 12.2 Related Links | 26 |
| | 6.8 Switching Characteristics, C _I = 50 pF | | 12.3 Community Resources | 26 |
| | 6.9 Analog Channel Specifications | | 12.4 Trademarks | 26 |
| | 6.10 Typical Characteristics | | 12.5 Electrostatic Discharge Caution | 26 |
| 7 | Parameter Measurement Information | | 12.6 Glossary | 26 |
| 8 | Detailed Description 20 8.1 Overview 20 | 13 | Mechanical, Packaging, and Orderable Information | 27 |
| | | | | |

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision J (February 2011) to Revision K Removed Ordering Information table. 1 Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Detailed Description section, Applications and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 1 Added Military Disclaimer to Features list.



5 Pin Configuration and Functions

CD54HC4051, CD54HCT4051, CD74HC4051, CD74HCT4051 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP Top View




Pin Functions for CDx4HCx4051B

| | | | Turiotiono for ODA-Front B |
|-----|-----------------|-----|--|
| | PIN | I/O | DESCRIPTION |
| NO. | NAME | 1/0 | DESCRIPTION |
| 1 | CH A4 IN/OUT | I/O | Channel 4 in/out |
| 2 | CH A6 IN/OUT | I/O | Channel 6 in/out |
| 3 | COM OUT/IN | I/O | Common out/in |
| 4 | CH A7 IN/OUT | I/O | Channel 7 in/out |
| 5 | CH A5 IN/OUT | I/O | Channel 5 in/out |
| 6 | Ē | I | Enable Channels (Active Low). See Table 1. |
| 7 | V _{EE} | _ | Negative power input |
| 8 | GND | _ | Ground |
| 9 | S2 | I | Channel select 2. See Table 1. |
| 10 | S1 | I | Channel select 1. See Table 1. |
| 11 | S0 | I | Channel select 0. See Table 1. |
| 12 | CH A3 IN/OUT | I/O | Channel 3 in/out |
| 13 | CH A0 IN/OUT | I/O | Channel 0 in/out |
| 14 | CH A1 IN/OUT | I/O | Channel 1 in/out |
| 15 | CH A2 IN/OUT | I/O | Channel 2 in/out |
| 16 | V _{CC} | _ | Positive power input |



CD54HC4052, CD74HC4052, CD74HCT4052 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP Top View




Pin Functions for CDx4HCx4052B

| PIN | | 1/0 | DESCRIPTION |
|-----|-----------------|-----|--|
| NO. | NAME | 1/0 | DESCRIPTION |
| 1 | CH B0 IN/OUT | I/O | Channel B0 in/out |
| 2 | CH B2 IN/OUT | I/O | Channel B2 in/out |
| 3 | COM B OUT/IN | I/O | B common out/in |
| 4 | CH B3 IN/OUT | I/O | Channel B3 in/out |
| 5 | CH B1 IN/OUT | I/O | Channel B1 in/out |
| 6 | Ē | I | Enable channels (Active Low). See Table 2. |
| 7 | V _{EE} | _ | Negative power input |
| 8 | GND | _ | Ground |
| 9 | S1 | 1 | Channel select 1. See Table 2. |
| 10 | S0 | 1 | Channel select 0. See Table 2. |
| 11 | CH A3 IN/OUT | I/O | Channel A3 in/out |
| 12 | CH A0 IN/OUT | I/O | Channel A0 in/out |
| 13 | COM A IN/OUT | I/O | A common out/in |
| 14 | CH A1 IN/OUT | I/O | Channel A1 in/out |
| 15 | CH A2 IN/OUT | I/O | Channel A2 in/out |
| 16 | V _{CC} | _ | Positive power input |



CD54HC4053 CD74HC4053 CD74HCT4053 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SOP, TSSOP TOP VIEW



Pin Functions CDx4HCx4053B

| PIN | | I/O | DESCRIPTION | | | | | |
|-----|-----------------|-----|--|--|--|--|--|--|
| NO. | NAME | 1/0 | DESCRIPTION | | | | | |
| 1 | B1 IN/OUT | I/O | B channel Y in/out | | | | | |
| 2 | B0 IN/OUT | I/O | B channel X in/out | | | | | |
| 3 | C1 IN/OUT | I/O | C channel Y in/out | | | | | |
| 4 | COM C OUT/IN | I/O | C common out/in | | | | | |
| 5 | C0 IN/OUT | I/O | C channel X in/out | | | | | |
| 6 | Ε | I | Enable channels (Active Low). See Table 3. | | | | | |
| 7 | V_{EE} | _ | Negative power input | | | | | |
| 8 | GND | _ | Ground | | | | | |
| 9 | S2 | I | Channel select 2. See Table 3. | | | | | |
| 10 | S1 | 1 | Channel select 1. See Table 3. | | | | | |
| 11 | S0 | I | Channel select 0. See Table 3. | | | | | |
| 12 | A0 IN/OUT | I/O | A channel X in/out | | | | | |
| 13 | A1 IN/OUT | I/O | A channel Y in/out | | | | | |
| 14 | COM A OUT/IN | I/O | A common out/in | | | | | |
| 15 | COM B OUT/IN | I/O | B common out/in | | | | | |
| 16 | V _{CC} | _ | Positive power input | | | | | |



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | | MIN | MAX | UNIT |
|-----------------------------------|--------------------------------------|---|------|------------|------|
| V _{CC} - V _{EE} | DC supply voltage | | -0.5 | 10.5 | V |
| V _{CC} | DC supply voltage | | -0.5 | 7 | V |
| V_{EE} | DC supply voltage | | 0.5 | - 7 | V |
| I _{IK} | DC input diode current | $V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$ | | ±20 | mA |
| I _{OK} | DC switch diode current | $V_I < V_{EE} - 0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$ | | ±20 | mA |
| | DC switch current ⁽²⁾ | $V_{I} > V_{EE} - 0.5 \text{ V or } V_{I} < V_{CC} + 0.5 \text{ V}$ | | ±25 | mA |
| I _{CC} | DC V _{CC} or ground current | | | ±50 | mA |
| I _{EE} | DC V _{EE} current | | | -20 | mA |
| T_{JMAX} | Maximum junction temperature | | | 150 | °C |
| T _{LMAX} | Maximum lead temperature | Soldering 10 s | | 300 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|-------------------|-------------------------|---|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | ±500 | |
| V _{(ESI} | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | NOM MAX | UNIT |
|-----------------------------------|---|--|-----------------|-----------------|------|
| | Supply voltage range | CD54 and 74HC types | 2 | 6 | |
| V _{CC} | $(T_A = \text{full package temperature range})^{(2)}$ | CD54 and 74HCT types | 4.5 | 5.5 | V |
| V _{CC} – V _{EE} | Supply voltage range (T _A = full package temperature range) | CD54 and 74HC types, CD54 and 74HCT types (see Figure 1) | 2 | 10 | V |
| V _{EE} | Supply voltage range (T _A = full package temperature range) ⁽³⁾ | CD54 and 74HC types, CD54 and 74HCT types (see Figure 2) | 0 | -6 | V |
| V_{I} | DC input control voltage | | GND | V _{CC} | V |
| V _{IS} | Analog switch I/O voltage | | V _{EE} | V _{CC} | V |
| T _A | Operating temperature | | - 55 | 125 | °C |
| | | 2 V | 0 | 1000 | |
| t _r , t _f | Input rise and fall times | 4.5 V | 0 | 500 | ns |
| | | 6 V | 0 | 400 | |

⁽¹⁾ For maximum reliability, nominal operating conditions must be selected so that operation is always within the ranges specified in the *Recommended Operating Conditions* table.

⁽²⁾ All voltages referenced to GND unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltages referenced to GND unless otherwise specified.

⁽³⁾ In certain applications, the external load resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 V (calculated from r_{ON} values shown in Electrical Specifications table). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC and HCT4051; terminals 3 and 13 on the HC and HCT4052; terminals 4, 14, and 15 on the HC and HCT4053.





6.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | N (PDIP) | NS (SO) | PW (TSSOP) | UNIT |
|----------------------|--|----------|---------|------------|------|
| | | 16 PINS | 16 PINS | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 49.0 | 83.0 | 107.7 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 36.3 | 41.2 | 42.4 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 29.0 | 43.3 | 52.8 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 21.2 | 9.2 | 4.2 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 28.9 | 43.0 | 52.2 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics: HC Devices

| | | | TEST C | ONDITIONS | | | | | | |
|-----------------|--------------------------|---------------------|-----------------------|------------------------|------------------------|-------------------|------|-----|------|------|
| | PARAMETERS | V _{IS} (V) | V _I (V) | V _{EE} (V) | V _{CC} (V) | T _A | MIN | TYP | MAX | UNIT |
| | | | | | | 25°C | 1.5 | | | |
| | | | | | 2 | –40°C to 85°C | 1.5 | | | |
| | | | | | | –55°C to 125°C | 1.5 | | | |
| | | | | | | 25°C | 3.15 | | | |
| V _{IH} | High-level input voltage | | | | 4.5 | –40°C to 85°C | 3.15 | | | V |
| | | | | | | –55°C to 125°C | 3.15 | | | |
| | | | | | | 25°C | 4.2 | | | |
| | | | | | 6 | –40°C to 85°C | 4.2 | | | |
| | | | | | | –55°C to 125°C | 4.2 | | | |
| | | | | | | 25°C | | | 0.5 | · |
| | | | | | 2 | -40°C to 85°C | | | 0.5 | |
| | | | | | | –55°C to 125°C | | | 0.5 | |
| | | | | | | 25°C | | | 1.35 | |
| V _{IL} | Low-level input voltage | | | | 4.5 | -40°C to 85°C | | | 1.35 | V |
| | | | | | | −55°C to 125°C | | | 1.35 | |
| | | | | | | 25°C | | | 1.8 | |
| | | | | | 6 | -40°C to 85°C | | | 1.8 | |
| | | | | | | –55°C to 125°C | | | 1.8 | |



Electrical Characteristics: HC Devices (continued)

| DADAMETEDO | | | | TEST C | ONDITIONS | | | | | | | | | | | |
|------------------------|--------------------------|--|------------------------------------|--------------------|-----------------------|------------------------------------|-------------------|---------|-----|------------------|------|----------|------------------|----|-----|--|
| | PARAMET | ERS | V _{IS} (V) | V ₁ (V) | V _{EE} (V) | V _{CC} (V) | T _A | MIN TYP | MAX | UNIT | | | | | | |
| | | | | | | | | | | | | | 25°C | 70 | 160 | |
| | | | | | 0 | 4.5 | -40°C to 85°C | | 200 | | | | | | | |
| | | | | | | | –55°C to 125°C | | 240 | | | | | | | |
| | | | | | | | 25°C | 60 | 140 | | | | | | | |
| | | | V _{CC} or V _{EE} | | 0 | 6 | –40°C to 85°C | | 175 | | | | | | | |
| | | | | | | | −55°C to 125°C | | 210 | | | | | | | |
| | | | | | | | 25°C | 40 | 120 | | | | | | | |
| C | | I _O = 1 mA See Figure 21 | | | | | | | | | -4.5 | -4.5 4.5 | -40°C to 85°C | | 150 | |
| | ON | | | V_{IL} | | | –55°C to 125°C | | 180 | Ω | | | | | | |
| r _{ON} | resistance | | See Figure 21 | | or V _{IH} | | | 25°C | 90 | 180 | Ω | | | | | |
| | | | | | 0 | 4.5 | –40°C to 85°C | | 225 | | | | | | | |
| | | | | | | | −55°C to 125°C | | 270 | | | | | | | |
| | | | | | | | 25°C | 80 | 160 | | | | | | | |
| | | | | | | V _{CC} to V _{EE} | | 0 | 0 6 | -40°C to 85°C | | 200 | | | | |
| | | | | | | | –55°C to 125°C | | 240 | | | | | | | |
| | | | | | | | 25°C | 45 | 130 | | | | | | | |
| | | | | | -4.5 | -4.5 4.5 | –40°C to 85°C | | 162 | | | | | | | |
| | | | | | | | −55°C to 125°C | | 195 | | | | | | | |
| | | | | | 0 | 4.5 | 25°C | 10 | | | | | | | | |
| Δr_{ON} | Maximum ON between any | | | | 0 | 6 | 25°C | 8.5 | | Ω | | | | | | |
| | between any two channels | | | | -4.5 | 4.5 | 25°C | 5 | | | | | | | | |



Electrical Characteristics: HC Devices (continued)

| DADAMETEDO. | | | TEST C | ONDITIONS | | | | | | | | | | | |
|-----------------|---------------------|--------------------|--|-----------------------|------------------------|--|---|-------------|-------------------|------|-------------------|------|-------------------|----|--|
| | PARAMETERS | | V _{IS} (V) | V _I (V) | V _{EE} (V) | V _{CC} (V) | T _A | MIN TYP MAX | UNIT | | | | | | |
| | | | | | | | 25°C | ±0.1 | | | | | | | |
| | | 1 and 2 channels | | | 0 | 6 | –40°C to 85°C | ±1 | | | | | | | |
| | | | | | | | –55°C to 125°C | ±1 | | | | | | | |
| | | | | | | | 25°C | ±0.1 | | | | | | | |
| | | 4053 | | | - 5 | 5 | –40°C to 85°C | ±1 | | | | | | | |
| | | | | | | | –55°C to 125°C | ±1 | | | | | | | |
| | | | | | | | 25°C | ±0.1 | | | | | | | |
| | | 4 channels | For switch OFF: When V _{IS} = V _{CC} , V _{CC} = V _{CC} | | 0 | 6 | –40°C to 85°C | ±1 | | | | | | | |
| I _{IZ} | Switch ON/OFF | | Vos = V _{EE} ; When V _{IS} = V _{EE} , V _{OS} = V _{CC} , For switch ON: | V _{IL} | | | –55°C to 125°C | ±1 | μA | | | | | | |
| ·IZ | leakage current | | For switch ON: All applicable | V _{IH} | | | 25°C | ±0.2 | μА | | | | | | |
| | curient | 4052 | | | | combinat 4052 V _{IS} and V | combinations of V _{IS} and V _{OS} | | -5 | 5 | –40°C to 85°C | ±2 | | | |
| | | | | | | | voltage levels | | | | –55°C to 125°C | ±2 | | | |
| | | 8 channels | 8 channels | 8 channels | | | | | | 25°C | ±0.2 | | | | |
| | | | | | | | 0 | 6 | –40°C to 85°C | ±2 | | | | | |
| | | | | | | | | | –55°C to 125°C | ±2 | <u> </u> | | | | |
| | | | | | | | | | | | | 25°C | ±0.4 | | |
| | | 4051 | | | -5 | 5 | –40°C to 85°C | ±4 | | | | | | | |
| | | | | | | | | | | | | | –55°C to 125°C | ±4 | |
| | | | | | | | 25°C | ±0.1 | | | | | | | |
| I _{IL} | Control input | leakage current | | or CND | 0 | 6 | –40°C to 85°C | ±1 | μA | | | | | | |
| | | | | GND | | | –55°C to 125°C | ±1 | | | | | | | |
| | | | | | | | 25°C | 8 | | | | | | | |
| | | | When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$ | | 0 | 6 | –40°C to 85°C | 80 | | | | | | | |
| I _{CC} | Quiescent device | escent | -5 55 | V _{CC} | | | –55°C to 125°C | 160 | цΑ | | | | | | |
| 'CC | current | I _O = 0 | | GND | | | 25°C | 16 | μA | | | | | | |
| | | | When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$ | | -5 | 5 | –40°C to 85°C | 160 | | | | | | | |
| | | | | | | | –55°C to 125°C | 320 | | | | | | | |



6.6 Electrical Characteristics: HCT Devices

| | PARAMETER | | | TEST CONDITIONS | | | | | | | |
|---|-----------------|---------------------------------------|------------------------------------|--------------------|---------------------|---------------------|-------------------|-----|-----|-----|------|
| | | | V _{IS} (V) | V ₁ (V) | V _{EE} (V) | V _{cc} (V) | T _A | MIN | TYP | MAX | UNIT |
| | | | | | | | 25°C | 2 | | | |
| V _{IH} | High-level inpu | t voltage | | | | 4.5 to | –40°C to 85°C | 2 | | | V |
| | | | | | | 5.5 | –55°C to 125°C | 2 | | | |
| | | | | | | | 25°C | | | 0.8 | |
| V _{IL} I | Low-level input | voltage | | | | 4.5 to | -40°C to 85°C | | | 0.8 | V |
| | | | | | | 5.5 | –55°C to 125°C | | | 0.8 | |
| | | | | | | | 25°C | | 70 | 160 | |
| | | I _O = 1 mA See Figure 6 | | | 0 | 4.5 | –40°C to 85°C | | | 200 | |
| | | | | | | | –55°C to 125°C | | | 240 | |
| | | | V _{CC} or V _{EE} | | | | 25°C | | 40 | 120 | |
| | | | | V _{IL} | -4.5 | 4.5 | –40°C to 85°C | | | 150 | |
| | ON | | | | | | –55°C to 125°C | | | 180 | 0 |
| r _{ON} | ON resistance | | | V _{IH} | | | 25°C | | 90 | 180 | Ω |
| | | | | | 0 | 4.5 | –40°C to 85°C | | | 225 | |
| | | | | | | | –55°C to 125°C | | | 270 | |
| | | | V_{CC} to V_{EE} | | | | 25°C | | 45 | 130 | |
| | | | | | -4.5 | 4.5 | -40°C to 85°C | | | 162 | |
| | | | | | | –55°C to 125°C | | | 195 | | |
| ۸., | Maximum ON I | resistance | | | 0 | 4.5 | 25°C | | 10 | | Ω |
| Δr _{ON} between any two channels | | vo channels | | | -4.5 | 4.5 | 25°C | | 5 | | Ω |



Electrical Characteristics: HCT Devices (continued)

| | | | | TEST CO | ONDITION | S | | | | |
|----------------------------|---|--------------------------|---|-----------------------|------------------------|---------------------|-------------------|-----------|------|------|
| | PARAMET | ER | V _{IS} (V) | V _I (V) | V _{EE} (V) | V _{CC} (V) | T _A | MIN TYP N | ЛАХ | UNIT |
| | | | | | | | 25°C | = | ±0.1 | |
| | | 1 and 2 channels | | | 0 | 6 | –40°C to 85°C | | ±1 | |
| | | | | | | | –55°C to 125°C | | ±1 | |
| | | | | | | | 25°C | = | ±0.1 | |
| | | 4053 | | | -5 | 5 5 | -40°C to 85°C | | ±1 | |
| | | | | | | | –55°C to 125°C | | ±1 | |
| | | | | | | | 25°C | = | ±0.1 | |
| | | 4 channels | For switch OFF: When V _{IS} = V _{CC} , | | 0 | 6 | –40°C to 85°C | | ±1 | |
| | Switch ON/OFF | | $V_{OS} = V_{EE};$ When $V_{IS} = V_{EE},$ $V_{OS} = V_{CC}$ | V _{IL} | | | -55°C to 125°C | | ±1 | |
| l _{IZ} | leakage current | | For switch ON: | or V _{IH} | - 5 | 5 5 | 25°C | = | ±0.2 | μΑ |
| | current | 4052 | All applicable combinations of V _{IS} and V _{OS} voltage levels | | | | –40°C to 85°C | | ±2 | |
| | | | | | | | –55°C to 125°C | | ±2 | |
| | | | | | | | 25°C | Ē | ±0.2 | |
| | | 8 channels | | | 0 | 6 | -40°C to 85°C | | ±2 | |
| | | | | | | | -55°C to 125°C | | ±2 | |
| | | | | | | | 25°C | = | ±0.4 | |
| | | 4051 | | | – 5 | 5 | −40°C to 85°C | | ±4 | |
| | | | | | | | –55°C to 125°C | | ±4 | |
| | | | | | | | 25°C | = | ±0.1 | |
| I _{IL} | Control input le | eakage current | | See ⁽¹⁾ | | 5.5 | -40°C to 85°C | | ±1 | μΑ |
| | | | | | | | –55°C to 125°C | | ±1 | |
| | | | | | | | 25°C | | 8 | |
| | | | When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$ | | 0 | 5.5 | -40°C to 85°C | | 80 | μΑ |
| | Quiescent | | VOS – VCC | V _{CC} | | | –55°C to 125°C | | 160 | |
| I _{CC} | device current | I _O = 0 | | or GND | | | 25°C | | 16 | |
| | | | When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$ | | -4.5 | 5.5 | -40°C to 85°C | | 160 | μΑ |
| | | | VUS - VEE | | | | –55°C to 125°C | | 320 | |
| | | - | | | | | 25°C | 100 | 360 | |
| Δl _{CC} | Additional quie device current 1 unit load ⁽²⁾ | escent per input pin: | ΔI _{CC} ⁽²⁾ | V _{CC} - 2.1 | | 4.5 to 5.5 | –40°C to 85°C | | 450 | μΑ |
| 1 unit load ⁽²⁾ | | | | | | | –55°C to 125°C | | 490 | |

⁽¹⁾ Any voltage between V_{CC} and GND. (2) For dual-supply systems, theoretical worst-case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.



6.7 Switching Characteristics, $V_{CC} = 5 \text{ V}$

 V_{CC} = 5 V, T_A = 25°C, input t_r , t_f = 6 ns

| | PARAMETER | TEST CO | NDITIONS | C _L (pF) | MIN TYP MAX | UNIT |
|-------------------------------------|--|--|-------------|------------------------|-------------|------|
| | | | CDx4HC4051 | | 4 | |
| | | | CDx4HCT4051 | | 4 | |
| | | Switch IN to OUT | CDx4HC4052 | 1.5 | 4 | |
| t _{PHL} , t _{PLH} | | | CDx4HCT4052 | 15 | 4 | ns |
| | | | CDx4HC4053 | | 4 | |
| | | | CDx4HCT4053 | | 4 | |
| | | Switch turn-off (S or \overline{E}) | CDx4HC4051 | | 19 | |
| t _{PHZ} , t _{PLZ} | | | CDx4HCT4051 | | 19 | |
| | Description dalous | | CDx4HC4052 | 15 | 21 | |
| | Propagation delay | | CDx4HCT4052 | | 21 | ns |
| | | | CDx4HC4053 | | 18 | ļ |
| | | | CDx4HCT4053 | | 18 | |
| | | 0.444.4 | CDx4HC4051 | 45 | 19 | |
| | | | CDx4HCT4051 | | 23 | ns |
| | | | CDx4HC4052 | | 27 | |
| t _{PZH} , t _{PZL} | | Switch turn-on (S or \overline{E}) | CDx4HCT4052 | 15 | 29 | |
| | | | CDx4HC4053 | | 18 | |
| | | | CDx4HCT4053 | | 20 | |
| | | | CDx4HC4051 | | 50 | |
| | | | CDx4HCT4051 | | 52 | |
| C _{PD} | Power dissipation | | CDx4HC4052 | | 74 | pF |
| | Power dissipation capacitance ⁽¹⁾ | | CDx4HCT4052 | | 76 | |
| | | | CDx4HC4053 | | 38 | |
| | | | CDx4HCT4053 | | 42 | |

⁽¹⁾ C_{PD} is used to determine the dynamic power consumption, per package. $P_D = C_{PD} \ V_{CC}^2 \ f_1 + \sum (C_L + C_S) \ V_{CC}^2 \ f_O$, $f_O =$ output frequency, $f_I =$ input frequency, $C_L =$ output load capacitance, $C_S =$ switch capacitance, $V_{CC} =$ supply voltage



6.8 Switching Characteristics, $C_L = 50 pF$

 $C_L = 50 \text{ pF}$, input t_r , $t_f = 6 \text{ ns}$

| | PARAMETER | | V _{EE} (V) | V _{CC} (V) | TEST COM | IDITIONS | MIN MAX | UNIT | | |
|--|---------------------------------|------|------------------------|------------------------|---|----------|-------------------------|------|-----|--|
| | | | | | T _A = 25°C | HC | 60 | | | |
| | | | 0 | 2 | $T_A = -40$ °C to 85°C | HC | 75 | | | |
| | | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HC | 90 | | | |
| | | | | | T _A = 25°C | HC, HCT | 12 | | | |
| | | | 0 | 4.5 | $T_A = -40$ °C to 85°C | HC, HCT | 15 | | | |
| t _{PLH} , | Propagation dela | av. | | | $T_A = -55$ °C to 125°C | HC, HCT | 18 | | | |
| t _{PHL} | switch in to out | • | | | T _A = 25°C | HC | 10 | ns | | |
| | | | 0 | 6 | $T_A = -40$ °C to 85°C | HC | 13 | | | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 15 | | | |
| | | | | | T _A = 25°C | HC, HCT | 8 | | | |
| | | | -4.5 | 4.5 | $T_A = -40$ °C to 85°C | HC, HCT | 10 | | | |
| | | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HC, HCT | 12 | | | |
| | | | | | T _A = 25°C | HC | 225 | | | |
| Maximum switch turn | | | 0 | 2 | $T_A = -40$ °C to 85°C | HC | 280 | | | |
| | | | | | | | $T_A = -55$ °C to 125°C | HC | 340 | |
| | | | | 4.5 | T _A = 25°C | HC, HCT | 45 | ns | | |
| | | | 0 | | $T_A = -40$ °C to 85°C | HC, HCT | 56 | | | |
| | | 1051 | | | $T_A = -55$ °C to 125°C | HC, HCT | 68 | | | |
| PLZ | | 4051 | | | T _A = 25°C | HC | 38 | | | |
| | | | 0 | 6 | $T_A = -40$ °C to 85°C | HC | 48 | | | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 57 | | | |
| | | | | | T _A = 25°C | HC, HCT | 32 | | | |
| | | | -4.5 | 4.5 | $T_A = -40$ °C to 85°C | HC, HCT | 40 | | | |
| | | | | | $T_A = -55$ °C to 125°C | HC, HCT | 48 | | | |
| | | | | | T _A = 25°C | HC | 250 | | | |
| | | | 0 | 2 | $T_A = -40$ °C to 85°C | HC | 315 | | | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 375 | | | |
| | | | | | T _A = 25°C | HC, HCT | 50 | | | |
| | | | 0 | 4.5 | $T_A = -40$ °C to 85°C | HC, HCT | 63 | | | |
| | | | | | $T_A = -55$ °C to 125°C | HC, HCT | 75 | | | |
| | Maximum switch turn | | | | T _A = 25°C | HC | 43 | | | |
| t _{PHZ} , t _{PLZ} | OFF delay_ | 4052 | 0 | 6 | $T_A = -40$ °C to 85°C | HC | 54 | ns | | |
| PLZ | from S or E to switch output | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HC | 65 | | | |
| | .o oon output | | | | T 25°C | HC | 38 | | | |
| | | | | | T _A = 25°C | HCT | 38 | | | |
| | | | 4.5 | 4.5 | T 4090 t- 0500 | HC | 48 | | | |
| | | | -4.5 | 4.5 | $T_A = -40$ °C to 85°C | HCT | 48 | | | |
| | | | | | T = 55°C to 405°C | HC | 57 | | | |
| | | | | | $T_A = -55$ °C to 125°C | HCT | 57 | | | |



Switching Characteristics, $C_L = 50 pF$ (continued)

 $C_L = 50 \text{ pF}$, input t_r , $t_f = 6 \text{ ns}$

| | PARAMETER | | V _{EE} (V) | V _{CC} (V) | TEST CON | DITIONS | MIN MAX | UNIT | |
|--------------------|--------------------------|------|------------------------|------------------------|---|-----------------------|---------|------|--|
| | | | | | T _A = 25°C | HC | 210 | | |
| | | | 0 | 2 | $T_A = -40$ °C to 85°C | HC | 265 | | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 315 | | |
| | | | | | T 0500 | HC | 42 | | |
| | | | | | $T_A = 25^{\circ}C$ | HCT | 44 | | |
| | | | 0 | 4.5 | T 4000 to 0500 | HC | 53 | | |
| | | | Ü | 4.5 | $T_A = -40$ °C to 85°C | HCT | 53 | | |
| | Maximum | | | | T FE°C to 105°C | HC | 63 | | |
| t _{PHZ} , | switch turn | 4053 | | | $T_A = -55$ °C to 125°C | HCT | 66 | | |
| t _{PLZ} | OFF delay from S or E | 4053 | | | T _A = 25°C | HC | 36 | ns | |
| | to switch output | | 0 | 6 | $T_A = -40$ °C to 85°C | HC | 45 | | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 54 | | |
| | | | | | T 25°C | HC | 29 | | |
| | | | | | | T _A = 25°C | HCT | 31 | |
| | | | -4.5 | 4.5 | T _A = -40°C to 85°C | HC | 36 | | |
| | | | -4.5 | | | HCT | 39 | | |
| | | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HC | 44 | | |
| | | | | | 1 _A = -55°C to 125°C | HCT | 47 | | |
| | | | | | T _A = 25°C | HC | 225 | | |
| | | | 0 | 2 | $T_A = -40$ °C to 85°C | HC | 280 | | |
| | | | | | $T_A = -55^{\circ}C$ to 125°C | HC | 340 | | |
| | | | | | T _A = 25°C | HC | 45 | | |
| | | | | | | HCT | 55 | | |
| | | | 0 | 4.5 | $T_A = -40$ °C to 85°C | HC | 56 | | |
| | | | U | 4.5 | T _A = -40 C to 65 C | HCT | 69 | | |
| | Maximum | | | | $T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$ | HC | 68 | | |
| t _{PZL} , | switch turn ON delay _ | 4051 | | | T _A = -55 C to 125 C | HCT | 83 | no | |
| t _{PZH} | from S or E | 4051 | | | T _A = 25°C | HC | 38 | ns | |
| | to switch output | | 0 | 6 | $T_A = -40$ °C to 85°C | HC | 48 | | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 57 | | |
| | | | | | T - 25°C | HC | 32 | | |
| | | | | | T _A = 25°C | HCT | 39 | | |
| | | | 4.5 | 15 | $T_A = -40$ °C to 85°C | HC | 40 | | |
| | | | -4.5 | 4.5 | 1A = -40 C 10 65 C | HCT | 49 | | |
| | | | | | T _A = -55°C to 125°C | HC | 48 | | |
| | | | | | 1A = -00 0 10 120 0 | HCT | 59 | | |





Switching Characteristics, $C_L = 50 pF$ (continued)

 $C_L = 50 \text{ pF}$, input t_r , $t_f = 6 \text{ ns}$

| | PARAMETER | | V _{EE} (V) | V _{cc} (V) | TEST CON | IDITIONS | MIN MAX | UNIT |
|--------------------|---------------------------|------|------------------------|------------------------|--|----------|---------|------|
| | | | | | T _A = 25°C | HC | 325 | |
| | | | 0 | 2 | $T_A = -40$ °C to 85°C | HC | 405 | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 490 | |
| | | | | | T 0500 | HC | 65 | |
| | | | | | T _A = 25°C | HCT | 70 | |
| | | | 0 | 4.5 | 4.5 $T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$ | HC | 81 | |
| | | | 0 | 4.5 | | HCT | 68 | |
| | Maximum | | | | T 5500 to 40500 | HC | 98 | |
| t _{PZL} , | switch turn | 4050 | 250 | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HCT | 105 | |
| t _{PZH} | ON delay _ from S or E | 4052 | | | T _A = 25°C | HC | 55 | ns |
| | to switch output | | 0 | 6 | $T_A = -40$ °C to 85°C | HC | 69 | |
| | | | | | $T_A = -55$ °C to 125°C | HC | 83 | |
| | | | | | T 0500 | HC | 46 | |
| | | | | | T _A = 25°C | HCT | 48 | |
| | | | | | T 4000 4 0500 | HC | 58 | |
| | | | -4.5 | 4.5 | $T_A = -40$ °C to 85°C | HCT | 60 | |
| | | | | | T 5500 to 40500 | HC | 69 | |
| | | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HCT | 72 | |
| | | | | | T _A = 25°C | HC | 220 | |
| | | | 0 | 2 | $T_A = -40$ °C to 85°C | HC | 275 | |
| | | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HC | 330 | |
| | | | | 4.5 | T _A = 25°C | HC | 44 | |
| | | | | | | HCT | 48 | |
| | | | | | $T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$ | HC | 55 | |
| | | | 0 | | | HCT | 60 | |
| | Maximum | | | | | HC | 66 | - I |
| t _{PZL} , | switch turn | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HCT | 72 | |
| t _{PZH} | ON delay _ from S or E | 4053 | | | T _A = 25°C | НС | 37 | ns |
| | to switch output | | 0 | 6 | $T_A = -40$ °C to 85°C | HC | 47 | |
| | | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HC | 56 | |
| | | | | | | HC | 31 | |
| | | | | | T _A = 25°C | HCT | 34 | |
| | | | | | | HC | 39 | |
| | | | -4.5 | 4.5 | $T_A = -40$ °C to 85°C | HCT | 43 | |
| | | | | | | HC | 47 | |
| | | | | | $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ | HCT | 51 | |
| | | 1 | | | T _A = 25°C | HC, HCT | 10 | |
| Cı | Input (control) | | | | $T_A = -40$ °C to 85°C | HC, HCT | 10 | pF |
| | capacitance | | | | $T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$ | HC, HCT | 10 | |



6.9 Analog Channel Specifications

Typical values at T_A = 25°C

| | PARAMETER | TEST CONDITIONS | HC, HCT TYPES | V _{EE} (V) | V _{CC} (V) | TYP | UNIT |
|------------------|---|---------------------------------|---------------|---------------------|---------------------|--------|------|
| C _I | Switch input capacitance | | All | | | 5 | pF |
| | | | 4051 | | | 25 | |
| C _{COM} | Common output capacitance | | 4052 | | | 12 | pF |
| | | | 4053 | | | 8 | |
| | | | 4051 | | 2.25 | 145 | |
| f | Minimum switch frequency | | 4052 | -2.25 | | 165 | MHz |
| | Minimum switch frequency response at –3 dB (see Figure 3, Figure 5, and | See Figure 10 ⁽¹⁾⁽²⁾ | 4053 | | | 200 | |
| f _{MAX} | | | 4051 | -4.5 | | 180 | |
| | Figure 7) | | 4052 | | 4.5 | 185 | |
| | | | 4053 | | | 200 | |
| | Sine-wave distortion | Soo Figure 12 | All | -2.25% | 2.25% | 0.035% | |
| | Sine-wave distortion | See Figure 12 | All | -4.5% | 4.5% | 0.018% | |
| | | | 4051 | -2.25 | 2.25 | -73 | |
| | | | 4052 | | | -65 | |
| | Switch OFF signal feedthrough | See Figure 14 ⁽²⁾⁽³⁾ | 4053 | | | -64 | dB |
| | (see Figure 4, Figure 6, and Figure 8) | See Figure 14(=/\frac{1}{2}) | 4051 | -4.5 | 4.5 | -75 | |
| | , | | 4052 | | | -67 | |
| | | | 4053 | | | -66 | |

Adjust input voltage to obtain 0 dBm at V_{OS} for $f_{IN} = 1$ MHz.




Figure 1. Recommended Operating Area as a Function of (V_{CC} - V_{EE})





Figure 2. Recommended Operating Area as a Function of (V_{EE} – GND)

 $V_{\rm IS}$ is centered at ($V_{\rm CC} - V_{\rm EE}$) / 2. Adjust input for 0 dBm.





6.10 Typical Characteristics






7 Parameter Measurement Information









(FIGURE B) HC TYPES

(FIGURE C) HCT TYPES

Figure 9. Switch Propagation Delay, Turn-On, Turn-Off Times








Figure 10. Frequency Response Test Circuit

Figure 11. Crosstalk Between Two Switches
Test Circuit






Figure 12. ¼Sine-Wave Distortion Test Circuit

Figure 13. Control to Switch Feedthrough Noise Test Circuit




Figure 14. Switch OFF Signal Feedthrough




Figure 15. Switch ON/OFF Propagation Delay Test Circuit




Figure 16. Switch In to Switch Out Propagation Delay Test Circuit



8 Detailed Description

8.1 Overview


The CDx4HCx4051 devices are a single 8-channel multiplexer having three binary control inputs, S_0 , S_1 , and S_2 and an ENABLE input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CDx4HCx4052 devices are a differential 4-channel multiplexer having two binary control inputs, S_0 and S_1 , and an ENABLE input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CDx4HCx4053 devices are a triple 2-channel multiplexer having three separate digital control inputs, S_0 , S_1 , and S_2 and an $\overline{\text{ENABLE}}$ input. Each control input selects one of a pair of channels that are connected in a single-pole, double-throw configuration.

When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.

8.2 Functional Block Diagrams




All inputs are protected by standard CMOS protection network.

Figure 17. CDx4HCx4051 Functional Block Diagram




Functional Block Diagrams (continued)



All inputs are protected by standard CMOS protection network.

Figure 18. CDx4HCx4052 Functional Block Diagram



All inputs are protected by standard CMOS protection network.

Figure 19. CDx4HCx4053 Functional Block Diagram



8.3 Feature Description

The CDx4HCx405x line of multiplexers and demultiplexers can accept a wide range of analog signal levels from -5 to +5 V. They have low ON resistance, typically $70-\Omega$ for $V_{CC}-V_{EE}=4.5$ V and $40-\Omega$ for $V_{C}-V_{EE}=4.5$ V, which allows for very little signal loss through the switch.

Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.

8.4 Device Functional Modes

Table 1. CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051 Function Table (1)

| | INPUT S | STATES | | ON |
|--------|----------------|----------------|----------------|---------|
| ENABLE | S ₂ | S ₁ | S ₀ | CHANNEL |
| L | L | L | L | A0 |
| L | L | L | Н | A1 |
| L | L | Н | L | A2 |
| L | L | Н | Н | A3 |
| L | Н | L | L | A4 |
| L | Н | L | Н | A5 |
| L | Н | Н | L | A6 |
| L | Н | Н | Н | A7 |
| Н | X | X | X | None |

⁽¹⁾ X = Don't care

Table 2. CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052 Function Table (1)

| | INPUT STATES | | | | | | | |
|--------|-------------------------------|---|----------|--|--|--|--|--|
| ENABLE | S ₁ S ₀ | | CHANNELS | | | | | |
| L | L | L | A0, B0 | | | | | |
| L | L | Н | A1, B1 | | | | | |
| L | Н | L | A2, B2 | | | | | |
| L | Н | Н | A3, B3 | | | | | |
| Н | X | X | None | | | | | |

⁽¹⁾ X = Don't care

Table 3. CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053 Function Table (1)

| | INPUT STATES | | | | | | | |
|--------|----------------|----------------|----------------|------------|--|--|--|--|
| ENABLE | S ₂ | S ₁ | S ₀ | CHANNELS | | | | |
| L | L | L | L | C0, B0, A0 | | | | |
| L | L | L | Н | C0, B0, A1 | | | | |
| L | L | Н | L | C0, B1, A0 | | | | |
| L | L | Н | Н | C0, B1, A1 | | | | |
| L | Н | L | L | C1, B0, A0 | | | | |
| L | Н | L | Н | C1, B0, A1 | | | | |
| L | Н | Н | L | C1, B1, A0 | | | | |
| L | Н | Н | Н | C1, B1, A1 | | | | |
| Н | X | Х | X | None | | | | |

⁽¹⁾ X = Don't care



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CDx4HCx405x line of multiplexers and demultiplexers can be used for a wide variety of applications.

9.2 Typical Application

One application of the CD74HC4051 device is use in conjunction with a microcontroller to poll a keypad. Figure 20 shows the basic schematic for such a polling system. The microcontroller uses the channel-select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This is a very robust setup that allows for simultaneous key presses with very little power consumption. It also uses very few pins on the microcontroller. The down side of polling is that the microcontroller must frequently scan the keys for a press.




Figure 20. CD74HC4051 Being Used to Help Read Button Presses on a Keypad

9.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

Typical Application (continued)

See Table 4 for the input loading details.

Table 4. HCT Input Loading Table

| TYPE | INPUT | UNIT LOADS ⁽¹⁾ | | |
|------------|-------|---------------------------|--|--|
| 4051, 4053 | All | 0.5 | | |
| 4052 | All | 0.4 | | |

(1) Unit load is ΔI_{CC} limit specified in Specifications, for example, 360-mA MAX at 25°C.

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For switch time specifications, see propagation delay times in *Electrical Characteristics: HC Devices*.
 - Inputs must not be pushed more than 0.5 V above V_{DD} or below V_{EE}.
 - For input voltage level specifications for control inputs, see V_{IH} and V_{IL} in *Electrical Characteristics: HC Devices*.
- 2. Recommended output conditions:
 - Outputs must not be pulled above V_{DD} or below V_{EE}.
- 3. Input and output current consideration:
 - The CDx4HCx405x series of parts do not have internal current-drive circuitry, and thus cannot sink or source current. Any current will be passed through the device.

9.2.3 Application Curve




Figure 21. Typical ON Resistance vs Input Signal Voltage

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Electrical Characteristics: HC Devices*.

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1- μ F and a 1- μ F capacitor are commonly used in parallel. For best results, the bypass capacitor or capacitors must be installed as close as possible to the power terminal.



11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they will have to turn corners. Figure 22 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 22. Trace Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-------------|----------------|--------------|---------------------|---------------------|---------------------|
| CD54HC4051 | Click here | Click here | Click here | Click here | Click here |
| CD74HC4051 | Click here | Click here | Click here | Click here | Click here |
| CD54HCT4051 | Click here | Click here | Click here | Click here | Click here |
| CD74HCT4051 | Click here | Click here | Click here | Click here | Click here |
| CD54HC4052 | Click here | Click here | Click here | Click here | Click here |
| CD74HC4052 | Click here | Click here | Click here | Click here | Click here |
| CD54HCT4052 | Click here | Click here | Click here | Click here | Click here |
| CD74HCT4052 | Click here | Click here | Click here | Click here | Click here |
| CD54HC4053 | Click here | Click here | Click here | Click here | Click here |
| CD74HC4053 | Click here | Click here | Click here | Click here | Click here |
| CD54HCT4053 | Click here | Click here | Click here | Click here | Click here |
| CD74HCT4053 | Click here | Click here | Click here | Click here | Click here |

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



INSTRUMENTS

SCHS122K - NOVEMBER 1997 - REVISED SEPTEMBER 2015

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





25-Oct-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | | Pins | | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|-------------------|--------------------|--------------|---------------------------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| 5962-8775401EA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8775401EA CD54HC4053F3A | Samples |
| 5962-8855601EA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8855601EA CD54HC4052F3A | Samples |
| 5962-9065401MEA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9065401ME A CD54HCT4051F3A | Samples |
| CD54HC4051F | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD54HC4051F | Samples |
| CD54HC4051F3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD54HC4051F3A | Samples |
| CD54HC4052F | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD54HC4052F | Samples |
| CD54HC4052F3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8855601EA CD54HC4052F3A | Samples |
| CD54HC4053F | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD54HC4053F | Samples |
| CD54HC4053F3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8775401EA CD54HC4053F3A | Samples |
| CD54HCT4051F3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9065401ME A CD54HCT4051F3A | Samples |
| CD74HC4051E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4051E | Samples |
| CD74HC4051EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4051E | Samples |
| CD74HC4051M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051M96G3 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051M96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |





www.ti.com

25-Oct-2016

| Orderable Device | Status | Package Type | _ | Pins | | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|-------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| CD74HC4051ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051MG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051NSR | ACTIVE | so | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051NSRE4 | ACTIVE | so | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4051M | Samples |
| CD74HC4051PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | HJ4051 | Samples |
| CD74HC4051PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4051 | Samples |
| CD74HC4051PWT | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4051 | Samples |
| CD74HC4051PWTG4 | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4051 | Samples |
| CD74HC4052E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4052E | Samples |
| CD74HC4052EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4052E | Samples |
| CD74HC4052M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052M96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052MG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |



www.ti.com 25-Oct-2016

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|--------------------|--------------|----------------------|---------|
| CD74HC4052MTG4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052NSRG4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4052M | Samples |
| CD74HC4052PW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4052 | Samples |
| CD74HC4052PWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4052 | Samples |
| CD74HC4052PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | HJ4052 | Samples |
| CD74HC4052PWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4052 | Samples |
| CD74HC4052PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4052 | Samples |
| CD74HC4052PWT | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4052 | Samples |
| CD74HC4053E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4053E | Samples |
| CD74HC4053EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4053E | Samples |
| CD74HC4053M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Samples |
| CD74HC4053M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Samples |
| CD74HC4053M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Samples |
| CD74HC4053M96G3 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Samples |
| CD74HC4053M96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Samples |
| CD74HC4053ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Samples |
| CD74HC4053MG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Samples |





www.ti.com

25-Oct-2016

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|--------------------|--------------|----------------------|---------|
| CD74HC4053MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Sample |
| CD74HC4053NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4053M | Sample |
| CD74HC4053PW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4053 | Sample |
| CD74HC4053PWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4053 | Samples |
| CD74HC4053PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | HJ4053 | Samples |
| CD74HC4053PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4053 | Samples |
| CD74HC4053PWT | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HJ4053 | Samples |
| CD74HCT4051E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT4051E | Samples |
| CD74HCT4051M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Samples |
| CD74HCT4051M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Samples |
| CD74HCT4051M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Samples |
| CD74HCT4051M96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Samples |
| CD74HCT4051ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Samples |
| CD74HCT4051MG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Samples |
| CD74HCT4051MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Samples |
| CD74HCT4051MTG4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4051M | Sample |
| CD74HCT4052E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT4052E | Sample |
| CD74HCT4052EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT4052E | Samples |



www.ti.com

25-Oct-2016

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|--------------------|--------------|----------------------|---------|
| CD74HCT4052M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4052M | Samples |
| CD74HCT4052M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4052M | Samples |
| CD74HCT4052M96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4052M | Samples |
| CD74HCT4052ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4052M | Samples |
| CD74HCT4052MG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4052M | Samples |
| CD74HCT4052MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4052M | Samples |
| CD74HCT4053E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT4053E | Samples |
| CD74HCT4053EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT4053E | Samples |
| CD74HCT4053M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4053M | Samples |
| CD74HCT4053M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4053M | Samples |
| CD74HCT4053M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4053M | Samples |
| CD74HCT4053M96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4053M | Samples |
| CD74HCT4053ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4053M | Samples |
| CD74HCT4053MG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4053M | Samples |
| CD74HCT4053MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4053M | Samples |
| CD74HCT4053PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -55 to 125 | HK4053 | Samples |
| CD74HCT4053PWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HK4053 | Samples |
| CD74HCT4053PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HK4053 | Samples |



PACKAGE OPTION ADDENDUM

25-Oct-2016

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| CD74HCT4053PWT | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HK4053 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4051, CD54HC4052, CD54HC4053, CD54HC4051, CD74HC4051, CD74HC4052, CD74HC4053, CD74HC4051;





25-Oct-2016

- Catalog: CD74HC4051, CD74HC4052, CD74HC4053, CD74HCT4051
- Automotive: CD74HC4051-Q1, CD74HCT4051-Q1, CD74HC4051-Q1, CD74HCT4051-Q1
- Enhanced Product: CD74HC4051-EP, CD74HC4051-EP
- Military: CD54HC4051, CD54HC4052, CD54HC4053, CD54HCT4051

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2016

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74HC4051M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4051M96 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4051M96G3 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4051M96G4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4051PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4051PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4051PWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4051PWT | TSSOP | PW | 16 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4052M96 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4052M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4052M96G4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4052NSR | so | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| CD74HC4052PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4052PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4052PWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4052PWT | TSSOP | PW | 16 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4053M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4053M96 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2016

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74HC4053M96G3 | SOIC | D | 16 | 2500 | 330.0 | 16.8 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4053M96G4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4053PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4053PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4053PWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4053PWT | TSSOP | PW | 16 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HCT4051M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HCT4052M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HCT4053M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HCT4053PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HCT4053PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HCT4053PWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HCT4053PWT | TSSOP | PW | 16 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74HC4051M96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HC4051M96 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD74HC4051M96G3 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD74HC4051M96G4 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |



PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2016

| Davisa | Deelsone Tome | Daalaana Daawin a | Dime | CDO | Law orth (mans) | \A/: -141- (| Haimbt (mama) |
|------------------|---------------|-------------------|------|------|-----------------|--------------|---------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| CD74HC4051PWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HC4051PWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD74HC4051PWRG4 | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HC4051PWT | TSSOP | PW | 16 | 250 | 367.0 | 367.0 | 35.0 |
| CD74HC4052M96 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD74HC4052M96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HC4052M96G4 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HC4052NSR | SO | NS | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| CD74HC4052PWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD74HC4052PWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HC4052PWRG4 | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HC4052PWT | TSSOP | PW | 16 | 250 | 367.0 | 367.0 | 35.0 |
| CD74HC4053M96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HC4053M96 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD74HC4053M96G3 | SOIC | D | 16 | 2500 | 364.0 | 364.0 | 27.0 |
| CD74HC4053M96G4 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HC4053PWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD74HC4053PWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HC4053PWRG4 | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HC4053PWT | TSSOP | PW | 16 | 250 | 367.0 | 367.0 | 35.0 |
| CD74HCT4051M96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HCT4052M96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HCT4053M96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD74HCT4053PWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| CD74HCT4053PWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HCT4053PWRG4 | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HCT4053PWT | TSSOP | PW | 16 | 250 | 367.0 | 367.0 | 35.0 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity